In this article, we present a configurable field-effect transistor (FET), where not only polarity (n-and p-type), but the conduction mechanism of a FET can also be configured dynamically. As a result, we can have both types of devices, high-performance MOSFET and lowpower TFET, for computational and power efficient system on chip (SoC) products. The calibrated 3D-TCAD simulation results validate characteristics and functionalities of the configurable FET, and showed good consistency with the static conventional MOSFET (or TFET). The device consist of uniformly and lowly doped ultrathin silicon layer from source to drain, where, carrier concentrations (electron or hole) are precisely controlled by appropriate application of external bias, instead of conventional doping in source/drain (S/D) region. Hence, the utilization of lowly doped regions offer less susceptibility to random dopant fluctuations (RDF) and absence of abrupt doping profile at the S/D leads to reduced fabrication complexity and low thermal budget [2], [1] . Recently, configurable logic gates using polarity controlled silicon nanowire (SiNW) FET have been demonstrated with configurable n-and p-MOSFETs [3], [4] , using extra polarity gates and showed good potential for higher packaging density and compatibility with CMOS process.
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Here, we have showed that the electrically doped S/D regions of a device allows it to operate as a MOSFET as well as TFET, not just a n-and p-MOSFETs, referred as configurable FET. Fig. 1 (a) and (b) show 3D and cross sectional view of configurable FET, respectively. It consist of two sets of gate electrodes: (a) the control gate (CG) acts identically as conventional gate for switching ON and OFF, and vice versa, and (b) the polarity gates (PGs) embedded on the side regions of the channel close to source and drain contacts, they control's the polarity and conduction mechanism of the device. The source and drain regions (either P + or N + ) are induced on ultrathin lowly doped silicon body by applying external bias to PGs. Further, source and drain contacts are made up of nickel silicide (NiSi) with barrier height 0.45 eV. The working mechanism of configurable FET in (a) MOSFET mode and (b) TFET mode is illustrated by various contour plots, band diagram and transfer characteristics using different models in ATLAS TCAD simulator [5] . Due to difference in conduction mechanism of both devices, we have incorporated different models. For MOSFET, hydrodynamic transport model is enabled [3] , whereas, for TFET the non-local band-to-band tunneling model is enabled in order to account tunneling mechanism [2] , [6] .
The carrier concentration contours for configurable FET in both (a) MOSFET and (b) TFET mode under OFF-and ON-state conditions are shown in Figs.2-4 . One can observe that by employing different polarity gate biasing the configurable FET switch into either MOSFET to TFET or vice versa, when no control gate voltage is applied. For instance, if both PG-1 and PG-2 are set to 1.2 V then resulting device will behave like an MOSFET due to N + −I −N + architecture in OFF state as shown in Fig. 2(a) . However, it can be configured as TFET when PG-1 is set to 1.2 V and PG-2 is biased with -1.2 V that results in N + − I − P + architecture can be seen in Fig. 3(a-b) . The both device can be turned ON by control gate voltage due to inversion of carriers below control gate as shown by carrier concentration in Fig. 2(b) (MOSFET mode) and Fig. 4(a-b) (TFET mode). Further, OFF-and ON-state band diagram for configurable FET in MOSFET and TFET mode are shown in Fig. 5(a) and (b) , respectively, it can seen that appropriate biasing of polarity and control gates distinctively exhibit the band bending and confirm the functionality of configurable MOSFET and TFET. A) in n-TFET mode. However, it shows slightly low on-state current as compared to a device when it is configured as MOSFET. It happens because in TFET on-state (ION ) current is governed by effective mass and band gap of material [2] , whereas in MOSFET the onstate (ION ) current is governed by majority carriers, which results in ON current of 35µA. The important factor for high performance device is ON current, whereas for low power device OFF current play a major role. So, we calculated ratio of ION (MOSFET) to IOF F (TFET) for a configurable FET, which is in the order of 10 13 . Hence, the configurable device achieves indispensable behavior dynamically with polarity gates, which is consistent with the static conventional MOSFET (TFET) and a suitable candidate for high-performance and low-power applications. However, proposed device also have a drawback of extra polarity gates, hence, extra metal deposition and isolation is required that may cause more parasitic effects. [3] .
